Go to Page # Page of 45
loading

Dynamic Voltage Scaling for Energy Reduction

 Thomas D. Burd, Ph.D.
  23rd-Feb-2010
Description: DVS can improve CPU energy efficiency > 10x. Clock frequency best managed by operating system. With custom regulator loop, can trade-off supply ripple for better voltage tracking system. All processor system circuits can be designed for robust operation from VT to max. VDD. DVS minimally impacts design verification complexity. Adaptive body-bias technique allows DVS to scale to deep sub-micron technologies.
Views: 2432
Domain: Electronics
Category: IT
SEMICONDUCTOR ANALYTICS
Contents:
Dynamic Voltage Scaling for Energy Reduction
Thomas D. Burd, Ph.D. Consultant Berkeley, CA

Processors for Portable Devices
Performance (MIPS)
1000

100

Dynamic Voltage Scaling

Notebook Computers Pocket-PCs

10

1

PDAs

Processor Energy (Watt*sec)
T. Burd (2/45)

0.1

1

10

� Eliminate performance energy trade-off.

Processor Usage Model
Compute-intensive and low-latency process ... See more

Recent Presentations

A Vision of Future Networks by Eric Hardouin

The future networks vision includes connecting large numbers of various devices and objects, efficient in energy and natural resource usage. 5G will enable disruptive services.

Eric Hardouin
19 April, 2019

RISC-V Foundation: From Hype to Ripe

RISC-V is an open and free ISA from Berkeley to the foundation. It is a fast Advancing Architecture. RISC-V started with hype but followed with healthy & fast-paced standard advanc

Charlie Su PhD
18 April, 2019
...
17 April, 2019